Artificial Intelligence

Enabling best-in-class GaN-on-Si devices for 5G: epitaxy

Dr. Marianne Germain, Soitec SERENA EU project – Webinar November 4th, 2021

Energy Efficiency

ssitec

5G

Outline

1 GaN-on-Si: an innovation enabler for RF

2

3

The differentiating features of Soitec's GaN technology at the bottom of the SERENA project

Summary







GaN – an innovation enabler in the RF market



Soitec products portfolio mobile communications





GaN epitaxial wafers - enabling technology for 5G



seitec

RF GaN/Si - an attractive technology for 5G mmwave

Technology Criteria	RF GaN/Si proof points	Demos, chip designs, data
Economies of Scale	 150mm, 200mm GaN/Si epiwafers available in volume today 300mm GaN/Si technology in development Compatible with Si CMOS fab 	
Integration	 30GHz GaN/Si transceiver MMIC with integrated 4W PA, LNA and switch 	SPDT Ant Egure 71: Ka baud Transuit/Receive chip photograph
Bandwidth, Frequency	 Wide bandwidth performance, single PA covering multiple bands From 5G (sub6, mmW) to 6G bands 	14-18GHz 20W GaN/Si PA 94-100GHz 0.5W GaN/Si PA
High or Low Voltage Operation possible - associated to highest PAE	 High Breakdown Voltage (VDS>28-50V) Low supply (knee) voltage due to Ultra-low Rs GaN HEMTs (e.g InAlN <250 Ohm/sq) & Low ohmic contact resistance (ohmic regrowth by MOCVD) Significantly improved PAE for all 5G bands with GaN (e.g. longer battery life times) 	$\int_{1}^{2} \int_{1}^{2} \int_{1$

SOI



The differentiating features of Soitec's GaN technology at the bottom of the SERENA project



Soitec's GaN epitaxial current product offering





under development

Soitec's RF GaN products provide differentiation for 5G



In-situ SiN, optional GaN cap

In-situ SiN as a high-quality gate dielectric, robust surface passivation

Optimized heterostructures available

- AlGaN/SiN or AlGaN/GaN for sub6GHz
- AlN/SiN, InAlN for mmW bands

State-of-the-art Fe-free RF buffers

excellent DC resistivity&breakdown, RF losses and dynamic performance

On Silicon or SiC substrates

up to 200mm Si, up to 150mm SiC



High Temperature assessment of RF losses in GaN/Si



RF losses remain below 1db/mm up to 200°C



Soitec proprietary – no copying or distribution permitted

on 200 mm HR CZ- Si(111)

(10)

DC Breakdown Voltage Material

- Lateral Breakdown Voltage: Ec ~ 1MV/cm
- Leakage current <1uA/mm until device breakdown





In-situ SiN – more than surface passivation

- \rangle 'Very early' and efficient passivation approach
- > High-density SiN
- > High-quality gate dielectric
- angle Higher n_s and mobility compared to GaN cap
- > Prevents relaxation of (Al,Ga)N barrier
- \rangle Improved thermal stability, device reliability
- > Reduces contamination risks in CMOS fabs





Tuning the heterostructure for the required RF/mm-wave performance

- Reference structure today mostly use AlGaN/GaN heterostructures with either SiN or GaN cap (reference structure today used in 3G/4G <sub6Ghz & X Band) Typical electrical specifications:
 - $\mu > 1800 \text{ cm}^2/\text{V.s}$ for $n_s \sim 1 \text{ e}^{13}/\text{cm}^2$ with SiN cap
 - Offers Low leakage for Schottky and (SiN) MIS-HEMTs
- BUT mm-wave requires more advanced type of heterostructures



mmwave operation : possible strategies

- Heterostructures for maximal g_m
 - Gate-to-channel aspect ratio
 - Ultrathin AIN
 - Maximise I_{ds} => Reduction of R_{sheet}
 - InAIN with R_{sheet} < 250 Ohm/sq.







$$g_m = \frac{dI_{ds}}{dV_g}$$

Strain imposes different thickness regimes



HVRF SiN/AlN HEMT on Si @6GHz



Courtesy of: F. Medjdoub/IEMN; **T-Gate: 150nm, no wafer thinning nor TSV, Deep class AB, I**_D **= 100mA/mm**



InAlN carrier density mobility optimization



• Excellent 2DEG transport properties:

- ✓ Hall: n_s between 1.3x10¹³/cm² and 3.2x10¹³/cm² (depending on barrier thickness and composition)
- ✓ $R_s = 170 \text{ Ohm/sq}$ (µ= 1,800 cm²/V.s @ ns = 1.6x10¹³/cm²



Leakage current reduction with InAlN barriers

- MOCVD process tuning allows for
 - Leakage current reduction (down to 10µA/mm)
 - Lateral breakdown voltage increase (buffer limit)



Measured between two concentric Ni/Au Schottky contacts in direct contact with InAlN barrier, with spacing 14µm

Normalised to periphery [A/mm]



<u>Processing:</u> Metal is deposited on top of InAIN barrier in one lithographic step There is no dielectric nor mesa isolation



Diameter center contact = 150 µm => Periphery = 471µm Spacing = 4, 12 or 32µm



mmWave performance of Soitec epitaxial wafers

Active load-pull on 2x50um transistors with Lg = 110nm



AIN barriers

Robust HEMT Operating at 30V

SotA power density and PAE

Gain, Ft, fmax limited by electron mobility

InAIN barriers



SotA PAE and good power density

High gain due to much larger ft / fmax

Robustness is a critical point of attention

ssitec

Soitec proprietary – no copying or distribution permitted

Courtesy of: F. Medjdoub/IEMN

\geq

W-band performance of Soitec epitaxial wafers

Active load-pull on 2x25um transistors with Lg = 80nm



AIN barrier

SotA power density and PAE for 94GHz

Gain is rather low (due to ft/fmax)

The performance of InAlN barriers with very short gate lengths (<< 100nm) needs to be explored to achieve high gain, PAE and power density at the same time.



Take-Aways

- GaN-on-Si technology up to 200mm (next 300mm) epiwafers products enables most cost-efficient GaN technology deployment for volume by leveraging from Si fab manufacturing
- In-situ SiN capping offers not only optimal surface passivation but also enables ultimate performance barriers and is compatible with ohmic contact regrowth.
- Latest EpiGaN-RF product family developments with SiN/(In,Al)N top structures are a key enabler for sub-6GHz and mmW NR 5G applications





SERENA Grant Agreement No. 779305

"The SERENA project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 779305."

If you need further information, please contact the coordinator: TECHNIKON Forschungs- und Planungsgesellschaft mbH Burgplatz 3a, 9500 Villach, AUSTRIA Tel: +43 4242 233 55 Fax: +43 4242 233 55 77 E-Mail: coordination@serena-h2020.eu

The information in this document is provided "as is", and no guarantee or warranty is given that the information is fit for any particular purpose. The content of this document reflects only the author`s view – the European Commission is not responsible for any use that may be made of the information it contains. The users use the information at their sole risk and liability.

Thank you

Follow us on:

f Soitec

- 9 @Soitec_FR / @Soitec_EN
- in Soitec



22

For more information, visit us at: WWW.soitec.com





Disclaimer - confidential

SOITEC PROPRIETARY - NO COPYING OR DISTRIBUTION PERMITTED

Any unauthorized reproduction, disclosure, or distribution of copies by any person of any portion of this work may be a violation of Copyright Laws, could result in the awarding of Damages for infringement, and may result in further civil and criminal penalties.

Exclusive property of Soitec. This document contains restricted information: disclosure, redisclosure, dissemination, redissemination, reproduction or use is limited to persons within Soitec and third parties which receive this document with a need to know only. Use or reuse, in whole or in part, for any purpose other than which expressly set forth in this document is forbidden.

All rights reserved. Copyright ©2020 SOITEC.

